Electromigration (EM) in Cu dual-damascene interconnects with extensions (also described as overhangs or reservoirs) ranging from 0 to 120 nm in the upper metal (M2) was investigated by an analytical model considering the work of electron wind and surface/interface energy. It was found that there exists a critical extension length beyond which increasing extension lengths ceases to prolong electromigration lifetimes. The critical extension length is a function of void size and electrical field gradient. The analytical model agrees very well with existing experimental results. Some design guidelines for electromigration-resistant circuits could be generated by the model.
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I. INTRODUCTION
It is well known that the interfacial diffusion at Cu/SiN x interface adversely contributes to the electromigration (EM) lifetime in Cu interconnects as opposed to grainboundary diffusion in Al alloy conductors. 1, 2 The in situ scanning electron microscopy (SEM) observations of upper and lower layer dual-damascene structures indicated that voids heterogeneously nucleate in the Cu/SiN x interface at locations far from the cathode, move along the Cu/SiN x interface in opposite direction of electron flow, and eventually agglomerate at the cathode end above the via prior to subsequent growth leading to eventual failure at the via. [3] [4] [5] Considerable attention has been paid to modify this interface to improve EM lifetime. Some used different cap materials, [6] [7] [8] whereas the others proposed different process treatments before the deposition of the dielectric cap. 9, 10 Embedded Ta into the Cu layer was also proven to block voids from propagating into the via and thus improved EM lifetime. 11 Another good choice to delay the EM failure is to introduce an extension (also described as overhang or reservoir) in the interconnects, 12 which serves as a reservoir for void growth, thus prolonging the median time to failure (MTTF). Recently, the reservoir effect in Al-Cu interconnect with W vias was reported, 13, 14 where voids generally initiated at the W/Al interface by large Al atomic flux divergence. Lower levels of stress and vacancy concentration in the longer reservoir were proposed to contribute to the better EM reliability of interconnects. However, the reservoir mechanism in dual-damascene Cu interconnects is clearly different from that in W/Al via structures. Considering the technological importance of dual-damascene Cu interconnects, this work investigated the reservoir effect on EM lifetimes in Cu dual-damascene interconnects through analytical modeling. The obtained results were verified with experimental data.
II. MODELING
Real EM test specimens consisting of M1 and M2 via-fed structures ( Fig. 1) The existence of L crit will be characterized by an analytical model described later in this article. It is noted that the void migration process followed the same as the in situ SEM observation 3 that voids move along the Cu/SiN x interface with the direction of current flow, and accumulate near the reservoir (Fig. 2) .
A rectangular parallelepiped void (2r × 2r × 2h in size) (inset in Fig. 2 ) centered at (x c , y c ) of the 2D cross section ( Fig. 2) was considered in the analytical model, where x c < 0, y c ‫ס‬ h. The width of the void (i.e., size in the third dimension) is assumed to be the same as the length. The parameters describing the void are aspect ratio ( ‫ס‬ h/r) and volume (V ‫ס‬ 8r 2 h). Therefore, the dimensions in length and depth directions are expressed in terms of and V: r ‫ס‬ 0.5V 1/3 −1/3 ; h ‫ס‬ 0.5V 1/3 2/3 . Finite element modeling (FEM) demonstrates that the spatial distribution of x-and y-projections of electric field in the vicinity of void can be well approximated by simple polynomial dependencies including only first and second orders. In the current work, the electrical field in length (x-) direction is given by
, where x c − r ഛ x ഛ x c + r, and E min is the electrical field at the left edge of the void, assumed to be 0 in the present study. ␣(x c ) is the gradient of the electrical field in x-direction expressed as a second order polynomial function of the void centered location, x c . Similarly, the electrical field in depth (y-) direction is expressed by E y (x,y) ≅ ␤(x)·y, where 0 ഛ y ഛ 2h, where ␤(x) is the corresponding polynomial along y-axis. The electrical potential distribution in the void could be expressed as
The total energy W of the system includes the electrical energy (W el ) and surface energy (W surf ), in
And the electrical energy of the system is given by
where W el total is a constant, which is the electric energy of the whole sample without void; and W el atoms in void is the energy of atoms if they would fill the void [i.e., the integral of the electrical potential from Eq. (1)]
where ⍀ is atomic volume. Surface/interface energy of the whole system is given by
where S total is the total area of the dielectric/metal interface without voids, ␥ d/m , ␥ d/ v , and ␥ m/v are energies for dielectric/metal, dielectric vacuum, and metal/vacuum interfaces, respectively (Fig. 2) . The difference in the energies is a fixed value:
By combining Eqs. (3)- (5), the total energy of the system with void is obtained 
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To find the metastable shape of the void, we take ѨW/Ѩ ‫ס‬ 0, from which 1 3
Therefore, the optimized aspect ratio () is a function of the void location (x c ) and void volume (V)
III. RESULTS AND DISCUSSION
To estimate the void aspect ratio, the following values for Cu are used: Z v e ‫ס‬ 4e; ⍀ ‫ס‬ 
It predicts that the void will be much wider in length (x-) direction, which is consistent with the in situ SEM observation where the voids were observed spanning along the Cu/dielectric interface. 3 A discussion for the total system energy given by Eq. (6) is needed. The above optimized in Eq. (8) corresponds to the trapping situation shown in Fig. 3(a) , in which the void volume should be less than certain critical value (V crit ), and the discriminant of the quadratic equation [Eq. (7)] is positive. However, if the void volume increases (e.g., due to the void accumulation), the discriminant will be negative. Thus, Eq. (7) has no real roots. This means that the energy [Eq. (6)] monotonically decreases with increasing shape factor [ Fig. 3(b) ]. Therefore, for sufficiently large void (V > V crit ) and/or sufficiently large current the void will start irreversible elongation toward via (void de-trapping), leading to fast failure. For the parameters used in the previous calculation, this effect is not noticed. However, if V is taken 1000 times larger (linear dimension about 10 times larger) and/or larger current density is assumed, the void de-trapping will be predicted, corresponding to the abrupt resistance increase of metallization during EM testing. 3 With the optimized in Eq. (8) 
where
It is noted that Ѩ⌿/Ѩ ‫ס‬ 0 since is already optimized. To find the location for void trapping, we take ѨW/Ѩx c ‫ס‬ 0, which gives a simple solution of
The salient point of this simple expression is that the void trapping location (x c ) could be extracted based on the electrical field gradients (i.e., ␣ 1 , ␤ 1 ), and void aspect ratio . It is noted that ␣ 1 and ␤ 1 depend on current density and metal line dimensions, which can be evaluated by FEM. In the present study, a commercial package ANSYS (Canonsburg, PA) was used for the electrical field calculation. Eight-node, coupled field 3D elements SOLID5 were used in the calculation. The element size around the void is as fine as 5 nm. The calculated electrical fields along x-axis and y-axis, ␣(x c ) and ␤(x c ) were, 
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respectively, curve-fitted with second order polynomials as described earlier. Their derivatives, ␣ 1 and ␤ 1 , could then be obtained. One example of the calculation is shown in Fig. 4 for the test structure in Fig. 1 with 120 nm extension and current density 1.2 MA/cm 2 . Figure  4 (a) presents the contour of ␤ 1 /␣ 1 − 1/ 2 in terms of void volume and void center, where ⌬␥/␥ m/v is assumed to be 0.8. As predicted by Eq. [8(a)], the corresponding aspect ratio is ∼0.4 [ Fig. 4(b) ]. The location corresponding to the void trapping can be identified [ Fig. 4(a) ]. It is clearly seen that a void will migrate into the overhang, however, and be trapped ∼60 nm left to the via. The void will stay there, and its size will increase only when another void moving along the Cu/SiN x interface joins it. Figure 4(a) shows that a larger void will be drawn back slightly toward the via. It is also clear that increases with V increase [ Fig. 4(b) ], indicating that the void will extend to the via direction if its size is larger. Furthermore, when the void is large enough, it will irreversibly elongate toward via [ Fig. 3(b) ], favoring the metallization failure. The previously mentioned critical extension length (L crit ) could be characterized as the location corresponding to the void trapping (i.e., ∼60 nm). If the extension length is larger than L crit , no further prolonging EM lifetimes will be appreciated, agreeing well with the experiments. Fig. 4(a) . Clearly, with decreasing ⌬␥/␥ m/v , the void will be trapped closer to the via, indicating that L crit is shorter. Physically this implies that the benefit provided by the reservoir will be greater if the Cu/dielectric interfacial energy (␥ d/m ) could be reduced (i.e., ⌬␥ is increased). Separately, modification of the Cu/SiN x interface [6] [7] [8] [9] [10] has been proven to improve the EM lifetime attributed to reduction of the interfacial energy. Based on the current model, we propose to use combined surface treatment and reservoir design, which should be able to enhance EM reliability further.
As given by Eq. [8(a)], is always <0.5, ␤ 1 > 4␣ 1 should be satisfied to meet the requirement from Eq. (11) . In other words, the prerequisite to favor the void to continuously migrate into the overhang is that the gradient of the electrical field in y-direction be less than four times of that in x-direction. A possible solution through metallization design is to use interconnect tree where a dummy segment is placed to the left of the working line (Fig. 5 ). This dummy line should have a current flowing in the same direction as the working segment, imposing a strong x-direction electrical field to the void over the via. Thus, the void over the via will further migrate into the dummy segment (or overhang with infinite length), rather than extend to the via. The effectiveness of using the dummy segment has been demonstrated by the in situ SEM observation 4 and EM test.
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IV. CONCLUSION
In summary, the void migration mechanism of the Cu dual-damascene interconnect with overhang could be described as follows. Firstly, a void nucleates at Cu/SiN x interface away from via and gradually moves along Cu/ SiN x interface opposite to the electron flow direction. The void will eventually be trapped over the via slightly toward the overhang (∼tens of nanometers). As more and more vacancies moving along Cu/SiN x interface join the void, its volume increases. The grown void will shift toward the via in both length and depth directions (i.e., x c approaching 0, and increasing). This process continues until the void growth eventually collapses the M2/via interface, resulting in the line opening. A simple yet quantitative analytical equation is derived in the current work. The results shed some new light on the problem of void migration and trapping behavior around M2/via region. The results also provide important information to the circuit designers for reliability improvement of Cu dual-damascene interconnects.
